

Advanced LinCMOS Rail-to-Rail Operational Amplifiers

■ Description

The TLC2272 is dual operational amplifiers. The devices exhibit rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLC2272 offers 2 MHz of bandwidth and 3 V/ μ s of slew rate for higher-speed applications. These devices offer comparable AC performance while having better noise, input offset voltage, and power dissipation than existing CMOS operational amplifiers. The TLC2272 has a noise voltage of 9 nV/ $\sqrt{\text{Hz}}$, two times lower than competitive solutions.

The TLC2272 exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources such as piezoelectric transducers. Because of the micropower dissipation levels, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature, with single- or split-supplies, makes this family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLC227xA family is available with a maximum input offset voltage of 950 μ V. This family is fully characterized at 5 V and ± 5 V.

■ Features

- Output Swing Includes Both Supply Rails
- Low Noise: 9 nV/ $\sqrt{\text{Hz}}$ Typical at $f = 1$ kHz
- Low-Input Bias Current: 1-pA Typical
- Fully-Specified for Both Single-Supply and Split-Supply Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High-Gain Bandwidth: 2.2-MHz Typical
- High Slew Rate: 3.6-V/ μ s Typical
- Low Input Offset Voltage: 950 μ V Maximum at $T_A = 25^\circ\text{C}$
- Macromodel Included
- Available in Q-Temp Automotive

■ Applications

- White Goods (Refrigerators, Washing Machines)
- Hand-held Monitoring Systems
- Configuration Control and Print Support
- Transducer Interfaces
- Battery-Powered Applications

Maximum Peak-to-Peak Output Voltage vs Supply Voltage





Fig1. $|V_{DD\pm}|$ - Supply Voltage - V

Ordering Information

Part Number	Package	Packing	Temperature(TA)	Package Qty	Remark
TLC2272CDR	SOIC-8	Reel	0°C~70°C	2500	
TLC2272IDR	SOIC-8	Reel	-40°C~125°C	2500	

Pin Assignment

Fig2. SOIC-8 Package
Pin Description

NAME	PIN	I/O	DESCRIPTION
1IN+	3	I	Non-inverting input, Channel 1
1IN-	2	I	Inverting input, Channel 1
1OUT	1	O	Output, Channel 1
2IN+	5	I	Non-inverting input, Channel 2
2IN-	6	I	Inverting input, Channel 2
2OUT	7	O	Output, Channel 2
V _{DD+}	8	—	Positive (highest) supply
V _{DD-/GND}	4	—	Negative (lowest) supply

■ ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range(unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V_{DD+} ⁽²⁾			8	V
V_{DD-} ⁽²⁾		-8		V
Differential input voltage, V_{ID} ⁽³⁾			±16	V
Input voltage, V_I (any input) ⁽²⁾		$V_{DD-} - 0.3$	V_{DD+}	V
Input current, I_I (any input)			±5	mA
Output current, I_O			±50	mA
Total current into V_{DD+}			±50	mA
Total current out of V_{DD-}			±50	mA
Duration of short-circuit current at (or below) 25°C ⁽⁴⁾		Unlimited		
Operating free-air temperature range, T_A	C level parts	0	70	°C
	I, Q level parts	-40	125	
	M level parts	-55	125	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D, N, P or PW package		260	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J or U package		300	°C
Storage temperature, T_{stg}		-65	150	°C

■ Recommended Operating Conditions

		MIN	MAX	UNIT	
$V_{DD±}$	Supply voltage	C LEVEL PARTS	±2.2	±8	V
		I LEVEL PARTS	±2.2	±8	
		Q LEVEL PARTS	±2.2	±8	
		M LEVEL PARTS	±2.2	±8	
V_I	Input voltage	C LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	V
		I LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	
		Q LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	
		M LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	
V_{IC}	Common-mode input voltage	C LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	V
		I LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	
		Q LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	
		M LEVEL PARTS	V_{DD-}	$V_{DD+} - 1.5$	
T_A	Operating free-air temperature	C LEVEL PARTS	0	70	°C
		I LEVEL PARTS	-40	125	
		Q LEVEL PARTS	-40	125	
		M LEVEL PARTS	-55	125	

■ ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

■ Electrical Characteristics $V_{DD} = 5\text{ V}$

 At specified free-air temperature, $V_{DD} = 5\text{ V}$; $T_A = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
V_{IO}	Input offset voltage	$V_{IC} = 0\text{ V}$, $V_{DD\pm} = \pm 2.5\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$	TLC2272	$T_A = 25^\circ\text{C}$		300	2500	μV	
			TLC2272A			300	950		
			TLC2272	Full Range ⁽¹⁾			3000		
			TLC2272A				1500		
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0\text{ V}$, $V_{DD\pm} = \pm 2.5\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$			2		$\mu\text{V}/^\circ\text{C}$		
	Input offset voltage long-term drift ⁽²⁾	$V_{IC} = 0\text{ V}$, $V_{DD\pm} = \pm 2.5\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$			0.002		$\mu\text{V}/\text{mo}$		
I_{IO}	Input offset current	$V_{IC} = 0\text{ V}$, $V_{DD\pm} = \pm 2.5\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$	All level parts	$T_A = 25^\circ\text{C}$		0.5	60	pA	
			C level part	$T_A = 0^\circ\text{C}$ to 80°C			100		
			I level part	$T_A = -40^\circ\text{C}$ to 85°C			150		
			Q level part	$T_A = -40^\circ\text{C}$ to 125°C			800		
			M level part	$T_A = -55^\circ\text{C}$ to 125°C			800		
I_{IB}	Input bias current	$V_{IC} = 0\text{ V}$, $V_{DD\pm} = \pm 2.5\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$	All level parts	$T_A = 25^\circ\text{C}$		1	60	pA	
			C level part	$T_A = 0^\circ\text{C}$ to 80°C			100		
			I level part	$T_A = -40^\circ\text{C}$ to 85°C			150		
			Q level part	$T_A = -40^\circ\text{C}$ to 125°C			800		
			M level part	$T_A = -55^\circ\text{C}$ to 125°C			800		
V_{ICR}	Common-mode input voltage	$R_S = 50\ \Omega$; $ V_{IO} \leq 5\text{ mV}$	$T_A = 25^\circ\text{C}$		-0.3	2.5	4	V	
			Full Range ⁽¹⁾		0	2.5	3.5		
V_{OH}	High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	$T_A = 25^\circ\text{C}$		4.99		V		
				Full Range ⁽¹⁾	4.85	4.93			
			Full Range ⁽¹⁾	$T_A = 25^\circ\text{C}$	4.25	4.65			
				Full Range ⁽¹⁾	4.25				
V_{OL}	Low-level output voltage	$V_{IC} = 2.5\text{ V}$	$I_{OL} = 50\ \mu\text{A}$		0.01		V		
				$I_{OL} = 500\ \mu\text{A}$	$T_A = 25^\circ\text{C}$	0.09		0.15	
			$I_{OL} = 5\text{ mA}$		Full Range ⁽¹⁾			0.15	
				Full Range ⁽¹⁾	$T_A = 25^\circ\text{C}$	0.9		1.5	
Full Range ⁽¹⁾			1.5						
	A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V}$ to 4 V ; $R_L = 10\text{ k}\Omega$ ⁽³⁾	C level part	$T_A = 25^\circ\text{C}$	15	35	V/mV	
$T_A = 0^\circ\text{C}$ to 80°C					15				
I level part				$T_A = 25^\circ\text{C}$	15	35			
				$T_A = -40^\circ\text{C}$ to 85°C	15				
Q level part				$T_A = 25^\circ\text{C}$	10	35			
				$T_A = -40^\circ\text{C}$ to 125°C	10				
M level part				$T_A = 25^\circ\text{C}$	10	35			
				$T_A = -55^\circ\text{C}$ to 125°C	10				
$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V}$ to 4 V ; $R_L = 1\text{ M}\Omega$ ⁽³⁾				175					
r_{id}	Differential input resistance				10^{12}	Ω			
r_i	Common-mode input resistance				10^{12}	Ω			
c_i	Common-mode input capacitance	$f = 10\text{ kHz}$, P package			8	pF			
z_o	Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 10$			140	Ω			
CMRR	Common-mode rejection ratio	$V_{IC} = 0\text{ V}$ to 2.7 V , $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	$T_A = 25^\circ\text{C}$	70	75	dB			
			Full Range ⁽¹⁾	70					
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 4.4\text{ V}$ to 16 V , $V_{IC} = V_{DD} / 2$, no load	$T_A = 25^\circ\text{C}$	80	95	dB			
			Full Range ⁽¹⁾	80					
I_{DD}	Supply current	$V_O = 2.5\text{ V}$, no load	$T_A = 25^\circ\text{C}$		2.2	3	mA		
			Full Range ⁽¹⁾			3			
SR	Slew rate at unity gain	$V_O = 0.5\text{ V}$ to 2.5 V , $R_L = 10\text{ k}\Omega$ ⁽³⁾ , $C_L = 100\text{ pF}$ ⁽³⁾	$T_A = 25^\circ\text{C}$	2.3	3.6	$\text{V}/\mu\text{s}$			
			Full Range ⁽¹⁾	1.7					

■ Electrical Characteristics $V_{DD} = 5\text{ V}$ (continued)

 At specified free-air temperature, $V_{DD} = 5\text{ V}$; $T_A = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$		50		9	nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$					
V_{NPP}	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		1		1.4	μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$					
I_n	Equivalent input noise current			0.6			fA/ $\sqrt{\text{Hz}}$
THD+N	Total harmonic distortion + noise	$V_O = 0.5\text{ V to }2.5\text{ V}$, $f = 20\text{ kHz}$, $R_L = 10\text{ k}\Omega^{(3)}$	$A_V = 1$	0.0013%			
			$A_V = 10$	0.004%			
			$A_V = 100$	0.03%			
Gain-bandwidth product		$f = 10\text{ kHz}$, $R_L = 10\text{ k}\Omega^{(3)}$, $C_L = 100\text{ pF}^{(3)}$		2.18			MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $A_V = 1$, $R_L = 10\text{ k}\Omega^{(3)}$, $C_L = 100\text{ pF}^{(3)}$		1			MHz
t_s	Settling time	$A_V = -1$, $R_L = 10\text{ k}\Omega^{(3)}$, Step = $0.5\text{ V to }2.5\text{ V}$, $C_L = 100\text{ pF}^{(3)}$	To 0.1%	1.5		2.6	μs
			To 0.01%	2.6			
φ_m	Phase margin at unity gain	$R_L = 10\text{ k}\Omega^{(3)}$, $C_L = 100\text{ pF}^{(3)}$		50°			
Gain margin		$R_L = 10\text{ k}\Omega^{(3)}$, $C_L = 100\text{ pF}^{(3)}$		10			dB

(3) Referenced to 0 V.

■ Electrical Characteristics $V_{DD\pm} = \pm 5\text{ V}$

 At specified free-air temperature, $V_{DD\pm} = \pm 5\text{ V}$; $T_A = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_{IC} = 0\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$	TLC2272	$T_A = 25^\circ\text{C}$	300	2500	μV
			TLC2272A		300	950	
			TLC2272	Full Range ⁽¹⁾	3000		
			TLC2272A		1500		
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$		2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift ⁽²⁾		$V_{IC} = 0\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$		0.002			$\mu\text{V}/\text{mo}$
I_{IO}	Input offset current	$V_{IC} = 0\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$	All level parts	$T_A = 25^\circ\text{C}$	0.5	60	pA
			C level part	$T_A = 0^\circ\text{C to }80^\circ\text{C}$	100		
			I level part	$T_A = -40^\circ\text{C to }85^\circ\text{C}$	150		
			Q level part	$T_A = -40^\circ\text{C to }125^\circ\text{C}$	800		
			M level part	$T_A = -55^\circ\text{C to }125^\circ\text{C}$	800		
			I_{IB}	Input bias current	$V_{IC} = 0\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$	All level parts	
C level part	$T_A = 0^\circ\text{C to }80^\circ\text{C}$	100					
I level part	$T_A = -40^\circ\text{C to }85^\circ\text{C}$	150					
Q level part	$T_A = -40^\circ\text{C to }125^\circ\text{C}$	800					
M level part	$T_A = -55^\circ\text{C to }125^\circ\text{C}$	800					
V_{ICR}	Common-mode input voltage	$R_S = 50\ \Omega$; $ V_{IO} \leq 5\text{ mV}$				$T_A = 25^\circ\text{C}$	-5.3
			Full Range ⁽¹⁾	-5	0	3.5	
V_{OM+}	Maximum positive peak output voltage	$I_O = -20\ \mu\text{A}$	$T_A = 25^\circ\text{C}$	4.85	4.93	V	
			Full Range ⁽¹⁾	4.85			
			$T_A = 25^\circ\text{C}$	4.25	4.65		
			Full Range ⁽¹⁾	4.25			
V_{OM-}	Maximum negative peak output voltage	$V_{IC} = 0\text{ V}$,	$I_O = 50\ \mu\text{A}$	-4.99		V	
			$I_O = 500\ \mu\text{A}$	$T_A = 25^\circ\text{C}$	-4.85		-4.91
				Full Range ⁽¹⁾	-4.85		
			$I_O = 5\text{ mA}$	$T_A = 25^\circ\text{C}$	-3.5		-4.1
			Full Range ⁽¹⁾	-3.5			


 (1) $T_A = -55^\circ\text{C to }125^\circ\text{C}$.

 (2) Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

■ Electrical Characteristics $V_{DD\pm} = \pm 5\text{ V}$ (continued)

 At specified free-air temperature, $V_{DD\pm} = \pm 5\text{ V}$; $T_A = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 4\text{ V}$; $R_L = 10\text{ k}\Omega$	C level part	$T_A = 25^\circ\text{C}$	25	50	V/mV
				$T_A = 0^\circ\text{C to } 80^\circ\text{C}$	25		
			I level part	$T_A = 25^\circ\text{C}$	25	50	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	25		
			Q level part	$T_A = 25^\circ\text{C}$	20	50	
				$T_A = -40^\circ\text{C to } 125^\circ\text{C}$	20		
M level part	$T_A = 25^\circ\text{C}$	20	50				
		$T_A = -55^\circ\text{C to } 125^\circ\text{C}$	20				
		$V_O = \pm 4\text{ V}$; $R_L = 1\text{ M}\Omega$			300		
r_{id}	Differential input resistance				10^{12}		Ω
r_i	Common-mode input resistance				10^{12}		Ω
c_i	Common-mode input capacitance	$f = 10\text{ kHz}$, P package			8		pF
z_o	Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 10$			130		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = -5\text{ V to } 2.7\text{ V}$, $V_O = 0\text{ V}$, $R_S = 50\ \Omega$	$T_A = 25^\circ\text{C}$	75	80	dB	
			Full Range ⁽¹⁾	75			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD+} = 2.2\text{ V to } \pm 8\text{ V}$, $V_{IC} = 0\text{ V}$, no load	$T_A = 25^\circ\text{C}$	80	95	dB	
			Full Range ⁽¹⁾	80			
I_{DD}	Supply current	$V_O = 0\text{ V}$, no load	$T_A = 25^\circ\text{C}$		2.4	3	mA
			Full Range ⁽¹⁾				
SR	Slew rate at unity gain	$V_O = \pm 2.3\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	$T_A = 25^\circ\text{C}$	2.3	3.6	V/ μs	
			Full Range ⁽¹⁾	1.7			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$			50	nV/ $\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$			9		
V_{NPP}	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to } 1\text{ Hz}$			1	μV	
		$f = 0.1\text{ Hz to } 10\text{ Hz}$			1.4		
I_n	Equivalent input noise current				0.6	fA/ $\sqrt{\text{Hz}}$	
THD+N	Total harmonic distortion + noise	$V_O = \pm 2.3$, $f = 20\text{ kHz}$, $R_L = 10\text{ k}\Omega$	$A_V = 1$		0.0011%		
			$A_V = 10$		0.004%		
			$A_V = 100$		0.03%		
	Gain-bandwidth product	$f = 10\text{ kHz}$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$			2.25	MHz	
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 4.6\text{ V}$, $A_V = 1$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$			0.54	MHz	
t_s	Settling time	$A_V = -1$, $R_L = 10\text{ k}\Omega$, Step = $-2.3\text{ V to } 2.3\text{ V}$, $C_L = 100\text{ pF}$	To 0.1%		1.5	μs	
			To 0.01%		3.2		
ϕ_m	Phase margin at unity gain	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$			52°		
	Gain margin	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$			10	dB	

Functional Block Diagram

Fig3. Functional Block Diagram
Device Component Count⁽¹⁾

Component	TLC2272
Transistors	38
Resistors	26
Diodes	9
Capacitors	3

(1) Includes both amplifiers and all ESD, bias, and trim circuitry.

■ Application Information

Macromodel Information

Macromodel information provided was derived using MicroSim Parts™, the model generation software used with MicroSim PSpice™. The Boyle macromodel ⁽¹⁾ and subcircuit in Fig 4 were generated using the TLC227x typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity gain frequency
- DC output resistance
- AC output resistance
- Short-circuit output current limit
- Common-mode rejection ratio
- Phase margin




Fig 4. Boyle Macromodel and Subcircuit

(1) *Macromodeling of Integrated Circuit Operational Amplifiers*, IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).

■ Typical Application

High-Side Current Monitor




Fig 5. Equivalent Schematic (Each Amplifier)

Detailed Design Procedure

This circuit is designed for measuring the high-side current in automotive body control modules with 12-V battery or similar applications. The operational amplifier is set as differential with an external resistor network.

Differential Amplifier Equations

Equation 1 and Equation 2 are used to calculate V_{OUT} .

$$V_{OUT} = \frac{R_g}{R} \left(\frac{R - \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2}} \times \frac{V_1 + V_2}{2} + \frac{1 + \frac{1}{2} \left(\frac{R_1 + R}{R_2 + R_g} \right)}{1 + \frac{R_1}{R_2}} (V_1 - V_2) \right) \quad (1)$$

$$V_{OUT} = \frac{R_g}{R} \left(\frac{R - \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2}} \times V_{BAT} + \frac{1 + \frac{1}{2} \left(\frac{R_1 + R}{R_2 + R_g} \right)}{1 + \frac{R_1}{R_2}} \times R_S \times I_{Load} \right) \quad (2)$$

In an ideal case $R_1 = R$ and $R_2 = R_g$, and V_{OUT} can then be calculated using Equation 3:

$$V_{OUT} = \frac{R_g}{R} \times R_S \times I_{Load} \quad (3)$$

However, as the resistors have tolerances, they cannot be perfectly matched.

$$\begin{aligned} R_1 &= R \pm \Delta R_1 \\ R_2 &= R_2 \pm \Delta R_2 \\ R &= R \pm \Delta R \\ R_g &= R_g \pm \Delta R_g \\ Tol &= \frac{\Delta R}{R} \end{aligned} \quad (4)$$

By developing the equations and neglecting the second order, the worst case is when the tolerances add up. This is shown by Equation 5.

$$V_{OUT} = \pm (4 Tol) \frac{R_g}{R + R_g} \times V_{BAT} + \left(1 \pm 2 Tol \left(1 + \frac{2R}{R + R_g} \right) \right) \frac{R_g}{R} \times R_S \times I_{LOAD}$$

where

- Tol = 0.01 for 1%
 - Tol = 0.001 for 0.1%
- (5)

If the resistors are perfectly matched, then Tol = 0 and V_{OUT} is calculated using Equation 6.

$$V_{OUT} = \frac{R_g}{R} \times R_S \times I_{LOAD} \quad (6)$$

The highest error is from the Common mode, as shown in Equation 7.

$$4 (Tol) \frac{R_g}{R + R_g} \times V_{BAT} \quad (7)$$

Gain of 10, $R_g / R = 10$, and Tol = 1%:

$$\text{Common mode error} = ((4 \times 0.01) / 1.1) \times 12 \text{ V} = 0.436 \text{ V}$$

Gain of 10 and Tol = 0.1%:

$$\text{Common mode error} = 43.6 \text{ mV}$$


The resistors were chosen from 2% batches.

$$\begin{aligned} R_1 \text{ and } R &= 12 \text{ k}\Omega \\ R_2 \text{ and } R_g &= 120 \text{ k}\Omega \end{aligned}$$

$$\text{Ideal Gain} = 120 / 12 = 10$$

The measured value of the resistors:


$$\begin{aligned} R_1 &= 11.835 \text{ k}\Omega \\ R &= 11.85 \text{ k}\Omega \\ R_2 &= 117.92 \text{ k}\Omega \\ R_g &= 118.07 \text{ k}\Omega \end{aligned}$$

Application Curves

Power Supply Recommendations


Supply voltage for a single supply is from 4.4 V to 16 V, and from ± 2.2 V to ± 8 V for dual supply. In the high-side sensing application, the supply is connected to a 12-V battery.

Layout
Layout Guidelines

The TLC227x and TLC227xA families of devices are wideband amplifiers. To realize the full operational performance of the devices, good high-frequency printed-circuit-board (PCB) layout practices are required. Low-loss 0.1- μ F bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum inductance.

Layout Example

Fig 8. Layout Example

PACKAGE OUTLINE SOIC - 8, 1.75 mm max height



NOTES: Linear dimensions are in inches [millimeters]. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.