

## 4-Pin $\mu$ P Voltage Monitors with Manual Reset Input

### ■ DESCRIPTION

The TK812 is low-power microprocessor ( $\mu$ P) supervisory circuits used to monitor power supplies in  $\mu$ P and digital systems. It provides excellent circuit reliability and low cost by eliminating external components and adjustments when used with 5V-powered or 3V-powered circuits. The TK812 also provides a debounced manual reset input.

The device perform a single function: It asserts a reset signal whenever the  $V_{CC}$  supply voltage falls below a preset threshold, keeping it asserted for at least 140ms after  $V_{CC}$  has risen above the reset threshold. The only difference between the two devices is that the TK811 has an active-low RESET output (which is guaranteed to be in the correct state for VCC down to 1V), while the TK812 has an active-high RESET output. The reset comparator is designed to ignore fast transients on VCC. Reset thresholds are available for operation with a variety of supply voltages.

### ■ FEATURES

Integrated Voltage Monitor Increases System Robustness with Added Manual Reset

- Precision Monitoring of 3V, 3.3V, and 5V Power-Supply Voltages
- 140ms Min Power-On-Reset Pulse Width-- RESET Output
- Guaranteed Over Temperature
- Power-Supply Transient Immunity

Saves Board Space

- No External Components
- 4-Pin SOT143 Package

Low Power Consumption Simplifies Power-Supply Requirements

- 6 $\mu$ A Supply Current

### ■ ORDERING INFORMATION


Part Number	Package	Packing	Temperature	Package Qty	$V_{RT}$
TK812MEUS	SOT-143-4	Reel	-40°C ~ 85°C (TA)	2500	4.38V
TK812SEUS	SOT-143-4	Reel	-40°C ~ 85°C (TA)	2500	2.93V
TK812LEUS	SOT-143-4	Reel	-40°C ~ 85°C (TA)	2500	4.63V
TK812REUS	SOT-143-4	Reel	-40°C ~ 85°C (TA)	2500	2.63V
TK812TEUS	SOT-143-4	Reel	-40°C ~ 85°C (TA)	2500	3.08V

### ■ APPLICATIONS

- \* Critical  $\mu$ P and  $\mu$ C Power Monitoring
- \* Portable/Battery-Powered Equipment
- \* Intelligent Instruments
- \* Controllers

## ■ PIN CONFIGURATION


TOP VIEW



## ■ PIN DESCRIPTION

PIN	NAME	FUNCTION
TK812		
1	GND	Ground
2	RESET	Active-High Reset Output. RESET remains high while $V_{CC}$ is below the reset threshold or while $\overline{MR}$ is held low. RESET remains high for Reset Active Timeout Period ( $t_{RP}$ ) after the reset conditions are terminated.
3	$\overline{MR}$	Manual Reset Input. A logic low on $\overline{MR}$ asserts reset. Reset remains asserted as long as $\overline{MR}$ is low and for 180ms after $\overline{MR}$ returns high. This active-low input has an internal 20k $\Omega$ pull-up resistor. It can be driven from a TTL or CMOS-logic line, or shorted to ground with a switch. Leave open if unused.
4	$V_{CC}$	+5V, +3.3V, or +3V Supply Voltage

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATING


PARAMETER	SYMBOL	RATINGS	UNIT
Terminal Voltage (with respect to GND)	$V_{CC}$	-0.3 ~ 6.0	V
All Other Inputs		-0.3 ~ ( $V_{CC}+0.3V$ )	V
Input Current, $V_{CC}$ , $\overline{MR}$	$I_{CC}$	20	mA
Output Current, (all outputs)	$\overline{RESET}$	20	mA
Junction Temperature	$T_J$	+150	°C
Operating Temperature Range	$T_{OPR}$	-40 ~ +85	°C
Storage Temperature	$T_{STG}$	-65 ~ +160	°C
Continuous Power Dissipation		320	mW

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## ■ ELECTRICAL CHARACTERISTICS ( $T_J$ , unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		V <sub>CC</sub>		1.2		5.5	V
Supply Current		I <sub>CC</sub>			6	15	μA
Reset Threshold		V <sub>TH</sub>	TK81_L	4.54	4.63	4.72	V
Reset Threshold		V <sub>TH</sub>	TK81_M	4.30	4.38	4.46	V
Reset Threshold		V <sub>TH</sub>	TK81_T	3.03	3.08	3.14	V
Reset Threshold		V <sub>TH</sub>	TK81_S	2.88	2.93	2.98	V
Reset Threshold		V <sub>TH</sub>	TK81_R	2.58	2.63	2.68	V
Reset Threshold Tempco					30		ppm/°C
VCC to Reset Delay			V <sub>OD</sub> = 125mV, TK81_L/M	40			μs
			V <sub>OD</sub> = 125mV, TK81_R/S/T	20			
Reset Active Timeout Period		t <sub>RP</sub>	V <sub>CC</sub> = V <sub>TH</sub> (max)	140	240	560	ms
MR Minimum Pulse Width		t <sub>MR</sub>		10			μs
MR Glitch Immunity				100			ns
MR Pull-Up Resistance			V <sub>CC</sub> = V <sub>TH</sub> (max), I <sub>SINK</sub> = 3.2mA,	0.5			μs
RESET Output Voltage		V <sub>OH</sub>	TK812R/S/T only, I <sub>SINK</sub> = 1.2mA, V <sub>CC</sub> = V <sub>TH</sub> (MAX)	0.3			V
			TK812L/M only, I <sub>SINK</sub> = 3.2mA, V <sub>CC</sub> = V <sub>TH</sub> (MAX)	0.4			

## ■ TYPICAL APPLICATION CIRCUIT



## ■ Detailed Description

### Reset Output

A microprocessor's ( $\mu P$ 's) reset input starts the  $\mu P$  in a known state. These  $\mu P$  supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions.

$\overline{\text{RESET}}$  is guaranteed to be a logic low for  $V_{CC} > 1V$ . Once  $V_{CC}$  exceeds the reset threshold, an internal timer keeps  $\overline{\text{RESET}}$  low for the reset timeout period; after this interval,  $\overline{\text{RESET}}$  goes high.

If a brownout condition occurs ( $V_{CC}$  dips below the reset threshold),  $\overline{\text{RESET}}$  goes low. Any time  $V_{CC}$  goes below the reset threshold, the internal timer resets to zero, and  $\overline{\text{RESET}}$  goes low. The internal timer starts after  $V_{CC}$  returns above the reset threshold, and  $\overline{\text{RESET}}$  remains low for the reset timeout period.

The manual reset input ( $\overline{\text{MR}}$ ) can also initiate a reset. See the *Manual Reset Input* section.

The TK812 has an active-high RESET output that is the inverse of the TK811's  $\overline{\text{RESET}}$  output.

### Manual Reset Input

Many  $\mu P$ -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on  $\overline{\text{MR}}$  asserts reset. Reset remains asserted while  $\overline{\text{MR}}$  is low, and for the Reset Active Timeout Period ( $t_{RP}$ ) after  $\overline{\text{MR}}$  returns high. This input has an internal 20k $\Omega$  pull-up resistor, so it can be left open if it is not used.  $\overline{\text{MR}}$  can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from  $\overline{\text{MR}}$  to GND to create a manual-reset function; external debounce circuitry is not required. If  $\overline{\text{MR}}$  is driven from long cables or if the device is used in a noisy environment, connecting a 0.1 $\mu F$  capacitor from  $\overline{\text{MR}}$  to ground provides additional noise immunity.

### Reset Threshold Accuracy

The TK811/TK812 are ideal for systems using a 5V  $\pm 5\%$  or 3V  $\pm 5\%$  power supply with ICs specified for 5V  $\pm 10\%$  or 3V  $\pm 10\%$ , respectively. They are designed to meet worst-case specifications over temperature. The reset is guaranteed to assert after the power supply falls out of regulation, but before power drops below the minimum specified operating voltage range for the system ICs. The thresholds are pre-trimmed and exhibit tight distribution, reducing the range over which an undesirable reset may occur.

## ■ APPLICATIONS INFORMATION

### Negative-Going $V_{CC}$ Transients

In addition to issuing a reset to the  $\mu P$  during power-up, power-down, and brownout conditions, the TK811/TK812 are relatively immune to short duration negative-going  $V_{CC}$  transients (glitches).

Figure 1 shows typical transient durations vs. reset comparator overdrive, for which the TK811/TK812 do not generate a reset pulse. This graph was generated using a negative-going pulse applied to  $V_{CC}$ , starting above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the typical maximum pulse width a negative-going  $V_{CC}$  transient may have without causing a reset pulse to be issued. As the magnitude of the transient increases (goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a  $V_{CC}$  transient that goes 125mV below the reset threshold and lasts 40 $\mu s$  or less (TK81\_L/M) or 20 $\mu s$  or less (TK81\_T/S/R) will not cause a reset pulse to be issued. A 0.1 $\mu F$  capacitor mounted as close as possible to  $V_{CC}$  provides additional transient immunity.

### Ensuring a Valid Reset Output Down to $V_{CC} = 0V$

When  $V_{CC}$  falls below 1V, the TK811  $\overline{\text{RESET}}$  output no longer sinks current—it becomes an open circuit. Therefore, high-impedance CMOS-logic inputs connected to the  $\overline{\text{RESET}}$  output can drift to undetermined voltages. This presents no problem in most applications, since most  $\mu P$  and other circuitry is inoperative with  $V_{CC}$  below 1V. However, in applications where the  $\overline{\text{RESET}}$  output must be valid down to 0V, adding a pulldown resistor to the  $\overline{\text{RESET}}$  pin will cause any stray leakage currents to flow to ground, holding  $\overline{\text{RESET}}$  low (Figure 2). R1's value is not critical; 100k $\Omega$  is large enough not to load  $\overline{\text{RESET}}$  and small enough to pull  $\overline{\text{RESET}}$  to ground.

A 100k $\Omega$  pull-up resistor to  $V_{CC}$  is also recommended for the TK812 if RESET is required to remain valid for  $V_{CC} < 1V$ .

### Interfacing to $\mu P$ s with Bidirectional Reset Pins

$\mu P$ s with bidirectional reset pins (such as the Motorola 68HC11 series) can contend with the TK811/TK812 reset outputs. If, for example, the TK811  $\overline{RESET}$  output is asserted high and the  $\mu P$  wants to pull it low, indeterminate logic levels may result. To correct such cases, connect a 4.7k $\Omega$  resistor between the TK811  $\overline{RESET}$  (or TK812 RESET) output and the  $\mu P$  reset I/O (Figure 3). Buffer the reset output to other system components.




Figure 1. Maximum Transient Duration without Causing a Reset Pulse vs. Comparator Overdrive




Figure 2. RESET Valid to  $V_{CC} = \text{Ground}$  Circuit




Figure 3. Interfacing to  $\mu P$ s with Bidirectional Reset I/O