


Low Power Quad Operational Amplifier

Description

The LM224/LM324 contains four independent high gain operational amplifiers with internal frequency compensation. The four op-amps operate over a wide voltage range from a single power supply. Also use a split power supply. The device has low power supply current drain, regardless of the power supply voltage. The low power drain also makes the LM224/LM324 a good choice for battery operation.

When your project calls for a traditional op-amp function, now you can streamline your design with a simple single power supply. Use ordinary +5VDC common to practically any digital system or personal computer application, without requiring an extra 15V power supply just to have the interface electronics you need.


The LM224/LM324 is a versatile, rugged workhorse with a thousand-and-one uses, from amplifying signals from a variety of transducers to dc gain blocks, or any op-amp function. The attached pages offer some recipes that will have your project cooking in no time.



Features

- Internally frequency compensated for unity gain
- Large DC voltage gain: 100dB
- Wide power supply range:
3V ~ 32V (or $\pm 1.5V \sim \pm 16V$)
- Input common-mode voltage range includes ground
- Large output voltage swing: 0V DC to $V_{CC}-1.5V$ DC
- Power drain suitable for battery operation
- Low input offset voltage and offset current
- Differential input voltage range equal to the power supply voltage
- Operating Temperature LM324 $T_A = 0^\circ$ to $+70^\circ$ C
- Operating Temperature LM224 $T_A = -25^\circ$ to $+85^\circ$ C


LOGIC DIAGRAM



Ordering information

Part Number	Package	Packing	Temperature (T_A)	Package Qty	V_{IO}
LM224DR	SOIC-14	Reel	0°C~70°C	2500	3 mV
LM224ADR	SOIC-14	Reel	0°C~70°C	2500	2 mV
LM324DR	SOIC-14	Reel	-25°C~85°C	2500	3 mV
LM324PWR	TSSOP-14	Reel	-25°C~85°C	2500	3 mV
LM324ADR	SOIC-14	Reel	-25°C~85°C	2500	2 mV
LM324APWR	TSSOP-14	Reel	-25°C~85°C	2500	2 mV

PIN ASSIGNMENT



Pin Functions

PIN			
NAME	SOIC, TSSOP	I/O	DESCRIPTION
IN1-	2	I	Negative input
IN1+	3	I	Positive input
OUT 1	1	O	Output
IN2-	6	I	Negative input
IN2+	5	I	Positive input
OUT2	7	O	Output
IN3-	9	I	Negative input
IN3+	10	I	Positive input
OUT3	8	O	Output
IN4-	13	I	Negative input
IN4+	12	I	Positive input
OUT4	14	O	Output
V_{CC-}	11	—	Negative (lowest) supply or ground (for single-supply operation)
NC	—	—	Do not connect
V_{CC+}	4	—	Positive (highest) supply

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	Power Supply Voltages Single Supply Split Supplies	32 ± 16	V
V_{IDR}	Input Differential Voltage Range (1)	± 32	V
V_{ICR}	Input Common Mode Voltage Range	-0.3 to 32	V
I_{SC}	Output Short Circuit Duration	Continuous	
T_J	Junction Temperature Plastic Packages	150	$^{\circ}\text{C}$
T_{stg}	Storage Temperature Plastic Packages	-55 to +125	$^{\circ}\text{C}$
I_{IN}	Input Current, per pin (2)	50	mA
T_L	Lead Temperature, 1mm from Case for 10 Seconds	260	$^{\circ}\text{C}$

** Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Notes:

1. Split Power Supplies.
2. $V_{IN} < -0.3\text{V}$. This input current will only exist when voltage at any of the input leads is driven negative.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage	± 2.5 or 5.0	± 15 or 30	V
T_A	Operating Temperature, See the Features	-25	+85	$^{\circ}\text{C}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $\text{GND} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.







Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS ($T_A = -40$ to $+105^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Guaranteed Limit			Unit
			Min	Typ	Max	
V_{IO}	Maximum Input Offset Voltage	$V_O = 1.4\text{V}$, $V_{CC} = 5.0\text{--}30\text{V}$; $R_S = 0\Omega$ $V_{ICM} = 0\text{V}$ to $V_{CC} - 1.7\text{V}$			9.0 5.0*	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Drift	$R_S = 0\Omega$, $V_{CC} = 30\text{V}$		7.0		$\mu\text{V}/^\circ\text{C}$
I_{IO}	Maximum Input Offset Current	$V_{CC} = 5.0\text{V}$			150 50*	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Drift	$R_S = 0\Omega$, $V_{CC} = 30\text{V}$		10		$\text{pA}/^\circ\text{C}$
I_{IB}	Maximum Input Bias Current	$V_{CC} = 5.0\text{V}$			500 250*	nA
V_{ICR}	Input Common Mode Voltage Range	$V_{CC} = 30\text{V}$	0		28	V
I_{CC}	Maximum Power Supply Current	$R_L = \infty$, $V_{CC} = 30\text{V}$, $V_O = 0\text{V}$ $R_L = \infty$, $V_{CC} = 5\text{V}$, $V_O = 0\text{V}$			3 1.2	mA
A_{VOL}	Minimum Large Signal Open-Loop Voltage Gain	$V_{CC} = 15\text{V}$, $R_L \geq 2\text{K}\Omega$	15 25*			V/mV
V_{OH}	Minimum Output High-Level Voltage Swing	$V_{CC} = 30\text{V}$, $R_L = 2\text{K}\Omega$ $V_{CC} = 30\text{V}$, $R_L = 10\text{K}\Omega$	26 27			V
V_{OL}	Maximum Output Low-Level Voltage Swing	$V_{CC} = 5\text{V}$, $R_L = 10\text{K}\Omega$			20	mV
CMR	Common Mode Rejection	$V_{CC} = 30\text{V}$, $R_S = 10\text{K}\Omega$	65*			dB
PSR	Power Supply Rejection	$V_{CC} = 30\text{V}$	65*			dB
CS	Channel Separation	$f = 1\text{KHz}$ to 20KHz , $V_{CC} = 30\text{V}$	-120*			dB
I_{SC}	Maximum Output Short Circuit to GND	$V_{CC} = 5.0\text{V}$			60*	mA
I_{source}	Minimum Output Source Current	$V_{IN+} = 1\text{V}$, $V_{IN-} = 0\text{V}$, $V_{CC} = 15\text{V}$, $V_O = 0\text{V}$	10			mA
I_{sink}	Minimum Output Sink Current	$V_{IN+} = 0\text{V}$, $V_{IN-} = 1\text{V}$, $V_{CC} = 15\text{V}$, $V_O = 15\text{V}$ $V_{IN+} = 0\text{V}$, $V_{IN-} = 1\text{V}$, $V_{CC} = 15\text{V}$, $V_O = 0.2\text{V}$	5 10* 12*			mA μA
V_{IDR}	Differential Input Voltage Range	All $V_{IN} \geq \text{GND}$ or $V\text{-Supply}$ (if used)			V_{CC}^*	V

*= $@25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS



Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.





Figure 9-1. Application Schematic


Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application will scale a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 12 V is sufficient to accommodate this application.

Layout Examples




Operational Amplifier Board Layout for Noninverting Configuration



Operational Amplifier Schematic for Noninverting Configuration

Package diagram

SOIC14: plastic small outline package; 14 leads; body width 3.9 mm



DIMENSIONS (mm are the original dimensions)


UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
TKSOIC14						05-06-19

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm



DIMENSIONS (mm are the original dimensions)

UNIT	A _{max.}	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
TKTSSOP14						05-06-19