

Analog Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

■ DESCRIPTION

The 74HC4052 utilise silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).


The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LS/ALS TTL outputs.

■ FEATURES

- Fast Switching and Propagation Speeds
- Digital Power Supply Range (V_{CC} -GND) = 2.0 to 6.0 V
- Analog Power Supply Range (V_{CC} - V_{EE})=2.0 to 12.0 V
- Low Crosstalk Between Switches
- TA = -40° to 125° C for all packages

■ LOGIC DIAGRAM



Double-Pole, 4-Position Plus Common Off
PIN 16 = V_{CC} PIN 7 = V_{EE} PIN 8 = GND

■ PIN ASSIGNMENT

Y0	1	●	16	V_{CC}
Y2	2		15	X_2
Y	3		14	X_1
Y3	4		13	X
Y1	5		12	X_0
ENABLE	6		11	X_3
V_{EE}	7		10	A
GND	8		9	B

■ FUNCTION TABLE

Control Inputs		ON Channels		
Enable	Select		Y0	X_0
	B	A		
L	L	L	Y0	X_0
L	L	H	Y1	X_1
L	H	L	Y2	X_2
L	H	H	Y3	X_3
H	X	X	None	

H = high level L = low level X = don't care

ORDERING INFORMATION

Part Number	Package	Packing	Temperature(TA)	Package Qty
74HC4052D	SOIC-16	Reel	-40°C ~ 125°C	2500
74HC4052P	TSSOP-16	Reel	-40°C ~ 125°C	2500

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND) (Referenced to V _{EE})	-0.5 to +7.0 -0.5 to +14.0	V
V _{EE}	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +0.5	V
V _{IS}	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} +0.5	V
V _{IN}	Digital Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
I	DC Input Current Into or Out of Any Pin	±25	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SO Package+	750 500	mW
T _{stg}	Storage Temperature	-55 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SO Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SO Package: - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	Positive Supply Voltage (Referenced to GND) (Referenced to V _{EE})	2.0 2.0	6.0 12.0	V	
V _{EE}	Negative DC Supply Voltage (Referenced to GND)	- 6.0	GND	V	
V _{IS}	Analog Input Voltage	V _{EE}	V _{CC}	V	
V _{IN}	Digital Input Voltage (Referenced to GND)	GND	V _{CC}	V	
V _{IO} *	Static or Dynamic Voltage Across Switch	-	1.2	V	
T _A	Operating Temperature, All Package Types	-40	+125	°C	
t _r , t _f	Input Rise and Fall Time (Channel Select or Enable Inputs) (Figure 5)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

* For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i. e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

Part Number	Device Protection	Packaging	Temperature Range (TA)	Package Qty
74HC123D	taken to avoid damage to the device	SOIC-16	-40°C ~ 125°C	2500
74HC123PW	ions.. Reel must be	TSSOP-16	-40°C ~ 125°C	2500

to high static voltages or electric fields.
er than maximum rated voltages to this
strained to the range indicated in the

Analog I/O pins may be left open or terminated.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) $V_{EE} = \text{GND}$,
 Except Where Noted

Symbol	Parameter	Test Conditions	V_{CC} V	Guaranteed Limit			Unit
				-55 °C to 25°C	≤85 °C	≤125 °C	
V_{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = \text{Per Spec}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V_{IL}	Maximum Low -Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = \text{Per Spec}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
I_{IN}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{IN}=V_{CC}$ or GND, $V_{EE}=-6.0$ V	6.0	±0.1	±1.0	±1.0	μA
I_{CC}	Maximum Quiescent Supply Current (per Package)	Channel Select = V_{CC} or GND Enable = V_{CC} or GND $V_{IS} = V_{CC}$ or GND $V_{IO} = 0$ V $V_{EE} = \text{GND}$ $V_{EE} = -6.0$ V	6.0 6.0	2 8	20 80	40 160	μA

DC ELECTRICAL CHARACTERISTICS Analog Section

Symbol	Parameter	Test Conditions	V_{CC} V	V_{EE} V	Guaranteed Limit			Unit
					25 °C to -55°C	≤85 °C	≤125 °C	
R_{ON}	Maximum “ON” Resistance	$V_{IN}=V_{IL}$ or V_{IH}	4.5	0.0	190	240	280	Ω
		$V_{IS} = V_{CC}$ to V_{EE}	4.5 6.0	-4.5 -6.0	120 100	150 125	170 140	
ΔR_{ON}	Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package	$V_{IN}=V_{IL}$ or V_{IH}	4.5	0.0	150	190	230	Ω
		$V_{IS} = V_{CC}$ or V_{EE} (Endpoints)	4.5 6.0	-4.5 -6.0	100 80	125 100	140 115	
I_{OFF}	Maximum Off- Channel Leakage Current, Any One Channel	$V_{IN}=V_{IL}$ or V_{IH}	4.5 6.0	-4.5 -6.0	30 12	35 15	40 18	μA
	Maximum Off- Channel Leakage Current, Common Channel	$V_{IO}=V_{CC}-V_{EE}$ Switch Off	6.0	-6.0	10	12	14	
I_{ON}	Maximum On- Channel Leakage Current, Channel to Channel	$V_{IN}=V_{IL}$ or V_{IH} Switch to Switch = $V_{CC}-V_{EE}$	6.0	-6.0	0.1	0.5	1.0	μA

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$, Input $t_r=t_f=6.0\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85°C	≤125°C	
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Channel-Select to Analog Output (Figures 1 and 2)	2.0 4.5 6.0	370 74 63	465 93 79	550 110 94	ns
t_{PLH}, t_{PHL}	Maximum Propagation Delay , Analog Input to Analog Output (Figures 3 and 4)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
t_{PLZ}, t_{PHZ}	Maximum Propagation Delay , Enable to Analog Output (Figures 5 and 6)	2.0 4.5 6.0	290 58 49	364 73 62	430 86 73	ns
t_{PZL}, t_{PZH}	Maximum Propagation Delay , Enable to Analog Output (Figures 5 and 6)	2.0 4.5 6.0	345 69 59	435 87 74	515 103 87	ns
$t_{PLZ}, t_{PHZ}, t_{PZL}, t_{PZH}$	Maximum Propagation Delay, Channel-Select to Analog Input (Figures 5 and 6)	2.0 4.5 6.0	370 74 63	465 93 79	550 110 94	ns
C_{IN}	Maximum Input Capacitance, Channel-Select or Enable Inputs	-	10	10	10	pF
$C_{I/O}$	Maximum Capacitance Analog I/O Common O/I Feedthrough	All Switches Off	-	35	35	pF
			-	80	80	
			-	1.0	1.0	

C_{PD}	Power Dissipation Capacitance (Per Package) Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$	Typical @25°C, $V_{CC}=5.0\text{ V}$, $V_{EE}=0\text{ V}$	pF
		80	

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0.0 V)

Symbol	Parameter	Test Conditions	V _{CC}	V _{EE}	Limit	Unit
			V	V	25 °C	
B _W	Maximum On-Channel Bandwidth or Minimum Frequency Response	f _{in} =1 MHz Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at V _{OS} Increase f _{in} Frequency Until dB Meter Reads -3 dB R _L =50 Ω, C _L =10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	95 95 95	MHz
K _{Doff}	Off-Channel Feedthrough Isolation	f _{in} = Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at V _{IS} f _{in} = 10 kHz, R _L =600 Ω, C _L =50 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	-50 -50 -50	dB
		2.25 4.50 6.00	-2.25 -4.50 -6.00	-40 -40 -40		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	25 105 135		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	35 145 190		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	-50 -50 -50		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	-60 -60 -60		
V _{AO/I}	Feedthrough Noise, Channel Select Input to Common O/I	f _{in} ≤ 1 MHz Square Wave (t _r = t _f = 6 ns) Adjust R _L at Setup so that I _S = 0 A Enable = GND R _L =600 Ω, C _L =50 pF R _L =10 Ω, C _L =10 pF	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	25 105 135 35 145 190	mVpp
K _{Don}	Crosstalk Between Any Two Switches	f _{in} = Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at V _{IS} f _{in} = 10 kHz, R _L =600 Ω, C _L =50 pF f _{in} = 1 MHz, R _L =50 Ω, C _L =10 pF	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	-50 -50 -50 -60 -60 -60	dB
THD	Total Harmonic Distortion	f _{in} = 1 kHz, R _L =10 kΩ, C _L =50 pF THD = THD _{Measured} - THD _{Source} V _{IS} =4.0 V _{PP} sine wave V _{IS} =8.0 V _{PP} sine wave V _{IS} =11.0 V _{PP} sine wave	2.25 4.50 6.00	-2.25 -4.50 -6.00	0.10 0.08 0.05	





Figure 1. Switching Waveforms



* Includes all probe and jig capacitance.

Figure 2. Test Set-U_P, Channel Select to Analog Out





Figure 3. Switching Waveforms



* Includes all probe and jig capacitance.

Figure 4. Test Set-U_P, Analog In to Analog Out




Figure 5. Switching Waveforms






Figure 6. Test Set-U_P, Enable to Analog Out

EXPANDED LOGIC DIAGRAM




SOIC16: plastic small outline package; 16 leads; body width 3.9 mm



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°